Presenter

Vito Giovanni Castellana is a research scientist in the High Performance Computing Group at Pacific Northwest National Laboratory (PNNL). His research interests include embedded system design and electronic design automation, code transformation, compilation, and optimization, in particular in the domain of data analytics/irregular applications. Castellana received a PhD in computer science and engineering from Politecnico di Milano, Italy. He is a member of IEEE.